AVS 66th International Symposium & Exhibition
    Thin Films Division Thursday Sessions
       Session TF-ThP

Paper TF-ThP8
Dual-temperature Atomic Layer Deposition of HfO2/Al2O3 on In0.53Ga0.47As

Thursday, October 24, 2019, 6:30 pm, Room Union Station B

Session: Thin Films Poster Session
Presenter: Changmin Lee, Sungkyunkwan University, Republic of Korea
Authors: C. Lee, Sungkyunkwan University, Republic of Korea
S. Choi, Sungkyunkwan University, Republic of Korea
Y. An, Sungkyunkwan University, Republic of Korea
W. Lee, Sungkyunkwan University, Republic of Korea
W. Oh, Sungkyunkwan University, Republic of Korea
D. Eom, Sungkyunkwan University, Republic of Korea
J. Lee, Sungkyunkwan University, Republic of Korea
H. Kim, Sungkyunkwan University, Republic of Korea
Correspondent: Click to Email

In1-xGaxAs has been considered to be one of the promising candidates for future n-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) [1]. However, due to its poor interface quality with the high-k gate dielectrics (e.g., high interface state density, Dit), Al2O3 has been used preferably as an interface passivation layer under the HfO2 gate dielectric with a higher k value [2-5]. Most recently, Choi et al. [6] reported that low-temperature atomic layer deposition (ALD) of a HfO2 (4 nm)/Al2O3 (1 nm) stacked structure at 100 °C was effective in reducing both Dit and leakage current density. However, because they used an identical ALD temperature for both HfO2 and Al2O3 layers, the capacitance equivalent thickness (CET) of the HfO2/Al2O3 gate dielectric stack was significantly increased [6].

In this presentation, we will introduce a dual-temperature ALD process for the HfO2/Al2O3 stacked gate dielectric to decrease the CET values while maintaining low Dit and leakage current density values. While the ALD temperature for the Al2O3 passivation layer (~1 nm) on a n-type In0.53Ga0.47As substrate was fixed at 100 °C, the following ALD temperature for the HfO2 layer (~4 nm) was varied from 100 to 300 °C to decrease the CET values. After the fabrication of MOS capacitors with a stacked gate dielectric structure, the effects of the ALD temperature for the overlaid HfO2 film on various electrical parameters and characteristics, such as CET, Dit, bulk trap density, and static/dynamic leakage currents, were studied.

[1] Shinichi Takagi, Rui Zhang, Junkyo Suh, Sang-Hyeon Kim, Masafumi Yokoyama, Koichi Nishi, and Mitsuru Takenaka, 2015, 545, 06FA01.

[2] A. O’Mahony, S. Monaghan, R. Chiodo, I.M. Povey, K. Cherkaoui, R. E. Nagle, É. O’Connor, R. D. Long, V. Djara, D. O’Connell, F. Crupi, M. E. Pemble, and P. K. Hurley, 2010, 33, 69.

[3] S. Monaghan, A. O’Mahony, K. Cherkaoui, É. O’Connor, I. M. Povey, M. G. Nolan, D. O’Connell, M. E. Pemble, P. K. Hurley, G. Provenzano, F. Crupi, and S. B. Newcomb, J. Vac. Sci. Techno. B, 2011, 29, 01A807.

[4] R. Suzuki, N. Taoka, M. Yokoyama, S. Lee, S. H. Kim, T. Hoshii, T. Yasuda, W. Jevasuwan, T. Maeda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, Appl. Phys. Lett., 2012, 100, 132906.

[5] K. Ohsawa, S. Netsu, N. Kise, S. Noguchi, and Y. Miyamoto, Jpn. J. Appl. Phys., 2017, 56, 04CG05.

[6] S. Choi, J. Song, Y. An, C. Lee, and H. Kim, J. Korean Phys. Soc., 2018, 72, 283.