AVS 56th International Symposium & Exhibition | |
Thin Film | Thursday Sessions |
Session TF-ThP |
Session: | Aspects of Thin Films Poster Session |
Presenter: | H.R. Lee, Hanyang University, Republic of Korea |
Authors: | H.R. Lee, Hanyang University, Republic of Korea S.H. Woo, Hanyang University, Republic of Korea H.C. Kim, Hanyang University, Republic of Korea J.S. Lee, Hanyang University, Republic of Korea H.G. Kim, Hanyang University, Republic of Korea Y.C. Kim, Hanyang University, Republic of Korea H.T. Jeon, Hanyang University, Republic of Korea |
Correspondent: | Click to Email |
Conventional SiO2 has been used as a gate dielectric in complementary metal oxide semiconductor (CMOS) devices. When high-k materials are used as new gate oxides instead of SiO2, the film thickness can be increased to reduce the tunneling leakage current while scaling the equivalent oxide thickness (EOT). Atomic layer deposition (ALD) method has been studied in an effort to deposit high-k materials. Especially, the plasma- enhanced atomic layer deposition (PEALD) method is applied for deposition of high-k dielectrics due to its advantages such as an increased reactivity, reduced impurities, and a good uniformity. Lanthanum oxide (La2O3) is considered as one of the most promising materials among these high-k materials for the following reasons. It has high dielectric constant (k=20-30), large band gap, and good thermal stability on Si substrate. However, one of the difficulties in the application of the La2O3 to MOSFETs is a large flat-band voltage shift. The undesirable large flat-band voltage shift results from two kinds of defects. One is a fixed oxide charge located at the interface between the oxide and Si, and the other is an oxide trap charge in the oxide. Lanthanum silicate interlayer,which is formed between La2O3 and silicon substrate, has defects that can shift flat-band voltage. Therefore, it is desirable to reduce impact of these defects for the application of lanthanum oxide.
In this study, a SiO2 buffer layer was used to improve the electrical properties of La2O3 gate oxides. The SiO2 buffer layer retards the formation of lanthanum silicate interlayer, thus reducing the fixed oxide charges. We have examined the La2O3 films which were deposited on Si substrate and thermally grown SiO2 buffer layer using PEALD method, respectively. La2O3 growth rate was 0.3 nm/cycle at 300 ºC on Si substrate and flat-band voltage was 0.29 V. Leakage current was 5.67E-8 A/cm2 at . We analyzed a composition and chemical bonding of the films with X-ray photoelectron spectroscopy (XPS). Electrical characteristics were also measured using an Agilent B1500A semiconductor parameter analyzer to investigate the flat-band voltage and the equivalent oxide thickness (EOT).