## Wednesday Morning, November 12, 2014

Selective Deposition as an Enabler of Self-Alignment Focus Topic Room: 318 - Session SD-WeM

### **Fundamentals of Selective Deposition**

**Moderator:** James Engstrom, Cornell University, Florian Gstrein, Intel Corporation

### 8:00am SD-WeM1 Utilizing Inhibitor Molecules in Low Temperature CVD to Control Thin Film Nucleation, Surface Morphology and Conformality in Deep Features, John R. Abelson, University of Illinois at Urbana-Champaign INVITED

When performed at low substrate temperature, the growth of thin films by chemical vapor deposition can be strongly *inhibited* by the reversible adsorption of precursor, byproduct, or neutral molecule species on the active surface. The microscopic mechanism is typically that of site blocking: as the surface coverage of inhibitor species increases, the reaction probability of arriving precursor molecules drops, and can reach values as low as  $10^{-6}$  under realistic growth conditions. In specific cases, the mechanisms of associative precursor desorption or coverage-dependent film growth rate also occur.

We will show that site blocking by the precursor itself can afford extremely conformal film growth in structures with aspect ratio > 100:1, and that the addition of a neutral molecule inhibitor to a 'non-conformal' precursor can provide good step coverage in features with aspect ratio  $\sim 10:1$ . We also solve the diffusion-reaction equation to predict the regimes of precursor pressure and substrate temperature that afford conformal growth, and map the boundaries onto a *conformal zone diagram*. Under conformal conditions the surface roughness is exceptionally low due to the smoothing effect of precursor re-emission, which mitigates the 'shadowing' of the incident flux by peaks in the surface morphology.

We then show that an inhibitor molecule can be used to control the film nucleation step. The inhibitor molecule must have a greater adsorption energy on the deposited material than on the bare substrate surface, or vice versa, such that the equilibrium coverage of inhibitor is large only on the strongly binding surface. For strong binding to the film, the deposit consists of a high density of nm-scale nuclei that coalesce into an ultra-smooth film; we give the example of HfB<sub>2</sub> growth on SiO<sub>2</sub> using NH<sub>3</sub> as the inhibitor. Conversely, when the inhibitor slows the nucleation rate, the deposit consists the sparse distribution of islands in a narrow size distribution that may be useful in photonic or catalytic applications; we give the example of Cu growth using VTMS as the inhibitor.

The use of inhibitors may provide a pathway towards selective deposition if film growth can be completely shut off on the surface that is intended to remain bare. Systems in which the inhibitor can drive associative desorption of the precursor are predicted to be especially useful, in that they remove unwanted precursor molecules. Another possibility is the use of activated species such as atomic H, generated by a remote plasma, that fully passivate covalently bonded surfaces but recombine rapidly (and therefore have no effect) on metallic surfaces.

8:40am SD-WeM3 Metrology of Selective Functionalization of Semiconductor, Oxide and Nitride Surfaces, L. Liu, W.J.I. DeBenedetti, S. Karakaya, T. Peixoto, University of Texas at Dallas, R. Hourani, D.J. Michalak, Intel Corporation, Yves Chabal, University of Texas at Dallas INVITED

There is an increasing need to develop selective functionalization of surfaces. This goal requires careful control over surface cleaning, intermediate passivation, and chemistry (either vapor phase or wet) on oxide, semiconductor, and/or metal surfaces, many of which have not have been well-studied in the past. It is therefore critical to bring to bear a number of characterization techniques that can provide sufficient information to fully understand each of these three steps (cleaning, passivation, functionalization).

This talk will illustrate the role of characterization in examining surfaces such as silicon nitride, silicon oxide, and metallic surfaces with a unique cluster tool equipped with *in-situ* infrared (IR), X-ray photoelectron spectroscopy (XPS) and low-energy ion scattering (LEIS) for bonding, elemental, chemical and spatial characterization. These techniques are coupled with *ex-situ* AFM, spectroscopic ellipsometry, and SEM for full characterization of interesting surface species and products. Following a goal to achieving chemical selectivity between Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> surfaces, we first focus on the surface chemistry after cleaning and etching with aqueous HF. While H or NHx is typically believed to be the chemical termination of

HF-etched silicon nitride surfaces, we find that such surfaces not only require careful preparation to remove salt byproducts, but are also essentially fluorine terminated. Despite the clear difference in surface termination between nitrides and oxides, both surfaces display surprisingly similar reactivity and bonding upon exposure to chloro- and ethoxysilane molecules: both surfaces display the formation of Si-O-Si bonds but the nitride surfaces show little removal of fluorine. We propose a novel concept for surface reaction involving the activation of surface atoms back-bonds, such as Si-N/Si-O in the case of F-terminated  $Si_3N_4$ . While such a process does not lead to selective chemistry of silicon oxide and nitride surfaces, its understanding opens the way for the selection of appropriate molecules for selectivity.

# 9:20am SD-WeM5 First Principles Calculations of Substrate-Specific Reactions in ALD, *Simon Elliott, M. Shirazi, S. Klejna*, Tyndall National Institute, Ireland

Selective-area atomic layer deposition (ALD) requires a new level of understanding of how to activate and deactivate substrates towards precursors and film growth, beyond the rather brute-force approach taken to date towards nucleation of ALD films. We present a review of substrate-specific interactions in ALD as determined by first principles calculations (mostly density functional theory). The substantial body of calculations in the literature of ALD onto oxide and H-terminated semiconductor substrates is introduced briefly as a baseline [S. D. Elliott, Semicond. Surf. Techn. 27, 074008 (2012)]. Our new results reveal at an atomic level why ALD reactions can be self-limiting on oxides [M. Shirazi et al., Chem. Mater. 25, 878 (2013)]. This is contrasted with computed mechanisms for reactions that do not self-limit and indeed where substrate oxides are consumed by precursors [Klejna et al., Chem. Mater. 26, 2427 (2014)]. Differences have also been computed for precursor adsorption and ligand reactions on metallic substrates (Cu, Ru) and these are discussed.

9:40am SD-WeM6 Surface Chemistry during ALD of SiN<sub>x</sub> from BTBAS and N<sub>2</sub> Plasma, C.K. Ande, K. de Peuter, Eindhoven University of Technology, Netherlands, H.C.M. Knoops, Eindhoven University of Technology, S.D. Elliott, Tyndall National Institute, Ireland, Erwin Kessels, Eindhoven University of Technology, Netherlands

There is an urgent need for a scalable, low-temperature ALD process for the deposition of high-quality silicon nitride  $(SiN_x)$ . However the development of such process by thermal ALD has been challenging, particularly when the use of halide-free precursors is required. Plasma-enhanced ALD processes can provide a solution as we have recently demonstrated by the development of an ALD process based on SiH2(NH'Bu)2 (BTBAS) precursor and N<sub>2</sub> plasma. This process yields high-quality SiN<sub>x</sub> with a low wet etch rate and a good conformality on surface features with an aspect ratio of <5. In this contribution the surface chemistry during the SiN<sub>x</sub> ALD process will be addressed. On the basis of mass spectrometry and optical emission spectroscopy, the surface reactions during precursor adsorption will be discussed as well as the interaction of the N<sub>2</sub> plasma species with the growth surface. In particular, the question will be addressed why the ALD process is feasible when using a pure N2 plasma but not when using a H2-N2 plasma or a NH<sub>3</sub> plasma. On the basis of carefully-designed experiments involving multiple plasma and gas exposures of the surface during an ALD cycle, it will be shown that the presence of under-coordinated N atoms at the surface is key for precursor adsorption. This will be supported by firstprinciples simulations in which the interaction of a Si<sub>3</sub>N<sub>4</sub>(0001) surface with precursor molecules and various co-reactants (atomic H, atomic N and NH<sub>3</sub>) was probed. These atomic scale simulations reveal that atomic H and NH<sub>3</sub> passivate the under-coordinated N and Si atoms on the surface rendering it unreactive towards the BTBAS precursor. N atoms on the other hand bind to under-coordinated surface N and Si atoms, but still leave behind undercoordinated N atoms on the surface. This understanding is vital to advance the precursor design for  $SiN_x$  ALD as well as for further development and improvement of the SiN<sub>x</sub> ALD processes and material properties.

## 11:00am **SD-WeM10 Enhanced Area-Selective Atomic Layer Deposition of TiN on HfO**<sub>2</sub>, *Sonali Chopra, A.P. Lane, C.G. Willson, J.G. Ekerdt*, The University of Texas at Austin

This research targets the selective deposition of TiN onto  $HfO_2$  for use as the word line in an STT-RAM (spin-transfer torque random access memory) device. It focuses on scalable technologies that are compatible with all steps in STT-RAM fabrication. Previous work has shown that chlorosilane and methoxysilane molecules can effectively block the  $HfO_2$ surface from TiN deposition by area selective atomic layer deposition (AS-ALD). Other research has demonstrated the blocking efficiency of these organic layers declines with increasing number of cycles of atomic layer deposition. This deficiency has been attributed to imperfectly formed selfassembled monolayers during deposition or degradation of the organic layer due to the high temperatures of the ALD process. The decline in performance of the organic blocking layer limits the thickness of the material that can be deposited in unblocked regions without loss of selectivity. In this presentation, we will reveal methods to improve the blocking characteristics of these organic layers. We will demonstrate how specially functionalized macromolecules such as dendrimers and sequential chemical vapor deposition reactions using bifunctional molecules can be used to achieve enhanced blocking characteristics. Using x-ray photoelectron spectroscopy, water contact angle measurements, atomic force microscopy, and x-ray reflectivity, we examine the nucleation of TiN on the organic blocking layer and the limits (temperature, number of ALD cycles) of these passivants. Finally, we report the effectiveness of these organic layers to block TiN deposition on substrates with pre-formed features and explore their potential for device applications.

# 11:20am SD-WeM11 Selective Area Deposition of Short Cycle-Time ALD for Patterned-by-Printing Electronics, *CarolynR. Ellinger, S.F. Nelson*, Eastman Kodak Company

In this talk we will review our current understanding of the process space of spatial ALD and selective area deposition – including ALD cycle time, process temperature, precursors and choice of inhibitor. Data will be presented on inhibition of the precursors useful for making all of the layers necessary for thin film transistors over a temperature range of 100°C to 250°C, namely DEZ, DMAI, and H<sub>2</sub>O. Our devices are composed of conductive aluminum-doped ZnO (AZO), semiconducting ZnO, and electrically insulating aluminum oxide.

We use selective area deposition as an alternative approach to printed electronics. We print an inhibiting polymer ink, and deposit active materials via spatial atomic layer deposition (ALD), thereby separating the ink requirements from the active materials requirements. We have previously shown a process flow using this methodology to make simple bottom gate ZnO thin film transistors (TFTs) that have the same device performance as TFTs using the same materials but patterned by more conventional photolithographic means. Here, we will present new data highlighting the advantages of the additive patterning allowed by selective area deposition. We demonstrate devices having architectures that are easily achievable with this approach, that are correspondingly difficult to achieve through subtractive processing methods.

In addition to providing design freedom, the patterned-by-printing process flow allows for high throughput and fast process speeds. The atmospheric spatial ALD system enables the use of very short cycle times, with single gas exposure times between 25 and 200 ms (cycle times of 100 to 800 ms). In addition, since there is no time penalty for pumping down a reaction chamber to vacuum levels, the process time is approximately the number of cycles required times the cycle time. Additional gains in process speed are to be had by using selective area deposition and printing, because there are no inorganic etch steps and no need for exposure or development of a photoresist. The process time is simply determined by the print rate and the time necessary to remove the inhibitor at the end of spatial ALD deposition. For our typical conditions, we complete a full pattern process cycle in less than 20 minutes, and can build functional circuits only hours after completing the layout of a new design. These studies show that the patterned-by-printing method offers a rapid cycle time approach to high quality electronics on a variety of supports.

11:40am SD-WeM12 Self-limiting CVD of a Silicon Monolayer for Preparation of Subsequent Silicon or Gate Oxide ALD on InGaAs(001)-(2x4), *Mary Edmonds*, *T. Kent*, University of California, San Diego, *R. Droopad*, Texas State University, *E.A. Chagarov*, *A.C. Kummel*, University of California, San Diego

A broader range of channel materials allowing better carrier confinement and mobility could be employed if a universal control monolayer (UCM) could be ALD or self-limiting CVD deposited on multiple materials and crystallographic faces. Si-OH is a leading candidate for use as the UCM, as silicon uniquely bonds strongly to all crystallographic faces of  $InGa_{1,x}As$ ,  $In_xGa_{1,x}Sb$ ,  $In_xGa_{1,x}N$ , SiGe, and Ge enabling transfer of substrate dangling bonds to silicon, which is then passivated by atomic hydrogen. The surface may subsequently be functionalized with an oxidant such as HOOH(g) in order to create the UCM terminating Si-OH layer. This study focuses on depositing a saturated Si-H seed layer via two separate self-limiting and saturating CVD processes on InGaAs(001)-(2x4) at substrate temperatures of 250°C and 400°C. XPS in combination with STS/STM were employed to characterize the electrical and surface properties of the saturated silicon seed layers on InGaAs(001)-(2x4).

The 250°C self-limiting CVD procedure includes a decapped  $In_{0.53}Ga_{0.47}As(001)$ -(2x4) surface dosed with 300 MegaLangmuir of  $Si_3H_8$  at sample temperature of 250°C. The 400°C self-limiting CVD procedure includes a decapped surface dosed with 21 MegaLangmuir of  $Si_2Cl_6$ ,

followed by a 500 Langmuir dose of atomic hydrogen at sample temperature of 400°C, leaving the silicon surface hydrogen terminated. The XPS spectra following the saturated Si<sub>3</sub>H<sub>8</sub> and Si<sub>2</sub>Cl<sub>6</sub> doses shows the increase of the silicon 2p3/2 peak and decrease in the gallium 3p3/2 substrate peak, indicative of saturating coverage. Complete saturation is determined to occur once further dosing with Si<sub>3</sub>H<sub>8</sub> or Si<sub>2</sub>Cl<sub>6</sub> leads to no further increase in the silicon 2p peak or further decrease in the gallium 3p peak areas. STM images of the decapped surface following Si<sub>3</sub>H<sub>8</sub> CVD at 250°C and post annealing shows high surface order. STM images of the saturated Si<sub>2</sub>Cl<sub>6</sub> surface followed by 500 Langmuir atomic hydrogen at 400°C show silicon absorbs in a commensurate structure with average row spacing nearly identical to the (2x4) surface at 1.5 nm, consistent with III-V dangling bond elimination. Both CVD processes employ high pressure CVD pulses, which protect from unwanted carbon and oxygen contamination. The hydrogen terminated silicon surface achieved by both CVD procedures show identical STS results with the surface Fermi level remaining at the same location as the n-type clean (2x4) surface and conduction and valance band edges lining up, indicating both processes do not pin the Fermi level nor degrade the surface density of states.

## Wednesday Afternoon, November 12, 2014

Selective Deposition as an Enabler of Self-Alignment Focus Topic Room: 318 - Session SD-WeA

## Process Development for Selective Deposition and Self-Aligned Patterning

**Moderator:** Paul Ma, Applied Materials, Inc., John Smythe, Micron Technology

#### 2:20pm SD-WeA1 Material Requirements for Self-Aligned Patterning – a Lithographer's Perspective, Charles Wallace, Intel Corporation INVITED

As feature sizes shrink in semiconductor processes, overlay control is quickly becoming the most significant source of variation. Physical limitations of lithography equipment are constantly pushed beyond their capability in order to meet device requirements. This presentation will discuss past, current and future methods of decreasing overlay and critical dimension errors using self-alignment and selectivity. Self-aligned processes in logic-product manufacturing reduce edge-placement-errors (EPE) which improve yield and device performance. Self-aligned VIAs, self-aligned double patterning (SADP) and directed self-assembly (DSA) are some recent examples of complementary patterning techniques to conventional lithography. These processes enable scaling beyond the resolution limits of conventional lithography. In addition to addressing fundamental physical limitations of optical lithography, these techniques can help to reduce costs because of shorter patterning process flows and the use less expensive equipment. Now is the time for material design and selectivity (selective etch, deposition and removal) to start playing a major role in patterning in order to reduce and eliminate overlay error.

### 3:00pm SD-WeA3 Controlling Selective Area Atomic Layer Deposition of Metals and Metal Oxides without the use of Organic Blocking Layers, *Gregory Parsons*, *B. Kalanyan*, *S.E. Atanasov*, North Carolina State University INVITED

Selective area CVD has been heavily studied, and several strategies for selective growth are known, including sacrificial reactions, surface activation, nucleating species removal and passivation of non-growth surfaces. However, the success of selective deposition processes in manufacturing has been limited. Atomic layer deposition allows the partial pressure and exposure sequence of individual reactants to be independently adjusted, providing additional control in surface reaction sequence. Surface passivation layers can promote selective area ALD of metals and dielectrics, but integration into manufacturing can be a challenge. Recently, we have studied modified ALD process sequences as a means to control nucleation, without the need for pre-deposited nucleation blocking layers. For example, tungsten ALD using WF<sub>6</sub>/SiH<sub>4</sub> onto SiO<sub>2</sub> proceeds when surface Si-H (from SiH<sub>4</sub>) begins to form, allowing WF<sub>6</sub> reduction to W and elimination of SiF<sub>4</sub>. We hypothesized that the introduction of a H<sub>2</sub> or H-plasma exposure into the ALD sequence after the SiH<sub>4</sub> dose may help remove Si from the SiO<sub>2</sub>, which could extend the nucleation delay on SiO<sub>2</sub>, while not affecting W growth on Si. Using ellipsometry, XPS, high resolution SEM and in-situ quadrupole mass spectrometry we found that a H<sub>2</sub> exposure step after SiH<sub>4</sub> during W ALD on ex-situ prepared SiO2 decreased the rate of W nucleation compared to growth without the H<sub>2</sub> step, effectively increasing the selectivity window. At 220°C, one ALD cycle produced nm-scale nuclei on Si-H surfaces, and film coalescence after ~10 cycles, whereas growth on SiO<sub>2</sub> showed no W nuclei after 10 cycles. After some nucleation, growth proceeded readily on the nuclei, with few new nuclei forming, producing rough surfaces that coalesced after 40 cycles. Including the H<sub>2</sub> exposure step after SiH<sub>4</sub> delayed nucleation by 5-10 cycles on SiO<sub>2</sub>, with no noticeable effect on Si-H. However, we found that removing surface carbon from the SiO<sub>2</sub> prior to growth had a similar effect, indicating that C helped aid nucleation. Recent work with H2-plasma exposure also shows enhanced nucleation on SiO<sub>2</sub>, which likely depends on the extent of H exposure. In other studies, we are examining metal oxide nucleation using metal/metal alkoxide reaction sequences and comparing to similar reactions with water as a reactant. These results will help to define ALD nucleation sequences that are distinct from steady-state film growth, to achieve reliable selective area deposition.

## 4:20pm **SD-WeA7 Selective Deposition through Organic Blocking** Layers, *Rami Hourani*, *S.B. Clendenning*, *G.M. Kloster*, *A. Basu*, *F. Gstrein*, Intel Corporation

With the ever increasing complexity of lithography and associated patterning techniques, pattern overlay has become a critical limiter for the continued scaling of integrated circuits. Self-alignment of patterns through area selective deposition, or area-selective etch is an attractive way of addressing pattern overlay and edge placement challenges. Inherently, surface-selective deposition techniques are rare in the fields of chemical vapor deposition (CVD) and atomic layer deposition (ALD). This is particularly true for the selective deposition of dielectrics. Tuning the chemical properties of precursors to achieve inherent substrate-dependent selectivity is thus a key enabler. In the face of poor inherent selectivity, using organic layers such as self-assembled monolayers (SAMs) as blocking layers for subsequent CVD and ALD deposition is an attractive way of achieving selective growth and controlling defectivity. In this paper we will present a joint experimental and theoretical investigation (Density Functional Theory based calculations with semi-empirical dispersion correction) aimed at assessing the stability of a variety of SAMs and their ability to block the deposition of a dielectric thin film. Simple line space patterns will be used to assess the defectivity of this approach. The critical parameters to achieve area-selective deposition will be discussed including proper surface pre-treatment, optimization of the SAM deposition through judicious choice of SAM terminal group and carbon chain length, and optimization of the deposition process through ALD precursor choice. Finally, obstacles to making selective deposition processes manufacturable will be discussed.

## 4:40pm SD-WeA8 Selective Deposition and Selective Etching of Patterned Dielectric Films, *FatemehSadat Minaye Hashemi*, *C. Prasittichai*, *S.F. Bent*, Stanford University

Planar and 3-D electronic structures such as those found in FinFETs contain metal/dielectric patterns, for which selective deposition processes may facilitate the fabrication of device features on the length scale of nanometers. The ultimate adoption of selective deposition approaches in device fabrication will require a technique that can provide for deposition of different materials with a variety of thicknesses while maintaining the selectivity even at high thickness limits. Atomic layer deposition (ALD) is a good choice for selective deposition because it is based on self-limiting reactions between gas phase precursors and specific functional groups at the growth surface. This chemical specificity provides a means to achieve selectivity in ALD on a spatially patterned substrate.

In our previous studies, we have demonstrated area selective ALD of dielectric-on-dielectric by selectively depositing an organic self-assembled monolayer (SAM) of octadecylphosphonic acid (ODPA) as the blocking layer on metal parts of a metal/dielectric (Cu/SiO<sub>2</sub>) pattern. This approach provided the ability to carry out selective deposition for film thicknesses above 10 nm. However, the deposition time of a well-packed ODPA passivation layer required to achieve such selectivity was over 40 hours. Also, it is desirable to remove the organic ODPA molecules from the metal surface after the process of area selective ALD. Moreover, due to the diverse chemical nature of different dielectric precursors, when using very reactive precursors the selectivity achieved using an ODPA passivation layer can be limited to dielectric film with thicknesses less than 10 nm. Here we propose a new strategy to resolve these issues by performing selective deposition combined with selective etching of dielectric films on metal/dielectric pattern.

In this approach, we first selectively deposit ODPA SAMs on a Cu/SiO<sub>2</sub> pattern for a reduced deposition time. Subsequent ALD processes of dielectric material on the substrate results in poor or no selective deposition on the substrates. Then we use a mild etchant to selectively remove the deposited dielectric film on Cu surface without affecting the film grown on neighboring SiO<sub>2</sub>. X-ray photoelectron spectroscopy (XPS) and Auger electron spectroscopy (AES) measured after applying the etchant confirm no residual dielectric film on Cu, while ellipsometry and XPS results show metal oxide growth on SiO<sub>2</sub>. We thus show that using this method, not only the area selective ALD is achievable with more rapid processing but also high selectivity can be reached for deposition of a variety of high- $\kappa$  dielectric materials, opening up the possibility for new applications.

5:00pm SD-WeA9 All-Dry Etching Strategy for Self-Assembly Block Copolymers PS-b-PMMA, *Philippe Bézard*, G. Cunge, E. Latu-Romain, A. Tavernier, LTM, France, R. Tiron, CEA-LETI, France, X. Chevalier, Arkema, France, O. Joubert, LTM - CEA/LETI, France

Vertically aligned cylinder block copolymers are often considered to be used as etching masks for hole patterning with very aggressive critical dimensions (CD) – typically sub-15nm. PS-b-PMMA, as a di-block copolymers configuration, has been thoroughly studied in the past decade [1]. The transfer strategy with PS-b-PMMA features [2] is to remove PMMA by wet or dry processes and to use PS as a mask for etching. A combination of UV and acetic acid bath has shown good results [3] but requires several specific steps as PMMA residues removal in addition to brush layer [4] and hard mask opening. An all-dry strategy would consist of trading three steps (UV, wet, PMMA residues plasma etching) with a single PMMA cylinder etching one without additional CD dispersion, providing a substantial process flow simplification for industrial purpose.

A deep understanding of both PMMA and PS etching mechanisms under various plasma conditions in terms of chemistry and ion energy is then required to overcome this challenge. Rigorous material- and plasma characterisations lead to the use of H2-based plasma chemistry rather than O2-based plasmas. Conventional oxygen-based plasmas result indeed in a poor selectivity (around 2) due to similar material composition, leading to CD degradation. Selectivity in H2-based plasma benefits from PMMA-exclusive C-O and C=O bonds which are easily broken (weakening the material) when PMMA is exposed to H2 (as evidenced by XPS and MIR results).

We will present results obtained both in synchronously-pulsed [5] and continuous wave low pressure Inductively Coupled Plasmas (ICP) in H2based chemistry. While synchronously-pulsed ICP plasmas allow efficient brush layer opening [3], best selectivity is achieved in continuous wave ICP plasmas.

As a result, transfer of sub-15nm 60nm-deep nanoholes into silicon with about 2nm CD dispersion has been achieved without using any hard mask strategy.

[1] K.W. Guarini &al., J. Vac. Sci. Technol. B 19, 2784 (2001)

[2] R.Tiron &al., Proc. SPIE 8680, Alternative Lithographic Technologies V, 868012 (2013)

[3] P.Bezard &al., Plasma etching of sub-14nm holes in silicon using PS-b-PMMA block-copolymer masks, PESM (2014)

[4] X.Chevalier & al., Proc. SPIE 8680, Alternative Lithographic Technologies V, 868006 (2013)

[5] S.Banna &al., Journal of Vacuum Science & Technology A 30, 040801 (2012)

5:20pm SD-WeA10 Selective CVD Cobalt Capping Advanced-Groundrule Cu Interconnects : Electromigration Study, Andrew Simon, IBM Microelectronics Division, T. Bolom, GLOBALFOUNDRIES Inc., C. Niu, ST Microelectronics, F.H. Baumann, IBM Microelectronics Division, C.-K. Hu, IBM Research Division, C. Parks, J. Nag, IBM Microelectronics Division, J.-Y. Lee, GLOBALFOUNDRIES Inc., C.-C. Yang, S. Nguyen, IBM Research Division, D. Priyadarshini, D. Kioussis, IBM Microelectronics Division, T. Nogami, IBM Research Division, S. Guggilla, J. Ren, J. AuBuchon, Applied Materials, Inc.

A key requirement in scaling of Cu interconnects to groundrules at 14nm is maintaining electromigration (EM) performance. Adhesion of the Cu to the capping layer is a major reliability limitation, and adhesion-promotion schemes involving self-segregation of alloy components (e.g., Al, Mn) and selective metal capping (most often Co) have been developed. A parallel development is the use of seed-enhancement liner layers, (e.g. CVD Co), to improve conformality and Cu wettability while maintaining compatibility with established polishing processes. In this study, we compare the EM performance of CuMn self-capping to selective CVD Co capping on 22nm-Groundrule Cu interconnects, with and without the use of a CVD Co seed-enhancement layer.

Dual-damascene 22nm-groundrule interconnects were etched in a k=2.5 dielectric. Deposition of the PVD Ta(N) barrier, CVD Co liner layer and PVD Cu or CuMn seed layers was done on a clustered mainframe. After plating and CMP, capping was done either with SiC<sub>x</sub>N<sub>y</sub>H<sub>z</sub> alone, or with selective CVD-Co followed by SiC<sub>x</sub>N<sub>y</sub>H<sub>z</sub>.

SIMS studies [1] comparing Mn-depth profiles of CuMn-seeded samples with a PVD Ta(N)-only liner vs a Ta(N)/CVD Co liner were done on wires capped only with SiC<sub>x</sub>N<sub>y</sub>H<sub>z</sub>. The PVD TaN/Ta liner shows a spike in Mn-concentration at the cap-layer interface of ~8e20 atoms/cm<sup>3</sup>, consistent with enhanced EM. In contrast, the CVD Co seed-enhancement layer results in a ~5x suppression of Mn self-capping due to the presence of the carbonyl CVD Co layer (Fig.1).

Further studies compared PVD TaN/Ta liner / CuMn seed samples vs. selective CVD Co capped-samples with either (a) PVD TaN/Ta / Cu seed - or- (b) PVD Ta(N) / CVD Co-liner / PVD Cu liner/seed schemes. Fig. 2 shows TEM/EDX images of selective-CVD Co capped samples with both PVD Ta(N)-only or PVD Ta(N) / CVD Co liners. The full-encapsulation of the Cu wire with the CVD Co liner and selective CVD Co cap is apparent in the lower-right EDX image, with strong Co signals around the entire

periphery. In contrast, the sample with Co only in the selective capping layer (upper right) shows a strong Co signal only in the cap layer.

Median downstream EM lifetimes at 300C for PVD Ta(N)/ Liners with either Co caps or CuMn seedlayers were in the range of 15-40 hours (Fig.3), consistent with previously-reported activation energies of 1.0eV[2]. However, the CVD Co Liner / selective Co cap samples showed median failure times of >150 hours at 400C and >3000 hours at 340C (Fig. 4), indicating an exceptionally high activation energy of 1.7 eV. Acknowledgements: This work was performed by the Research and Development Facilities

#### 5:40pm SD-WeA11 Growth and Characterization of Ultra-Thin Silicon Dioxide Layers for Low-k Dielectrics on HOPG and Graphene, *Antonio Lucero, L. Cheng, Y.G. Lee, HH. Hwang, X. Qin, R.M. Wallace, J.Y. Kim,* University of Texas at Dallas

Despite graphene's excellent electrical properties, little progress has been made in developing a successful, high performance logic device due to the difficulty of creating a band gap. A proposed device which side steps this issue is the graphene bilayer pseudo-spin field effect transistor (BiSFET)[1]. It has been suggested that a low-k, ultra-thin (<3 nm) tunneling dielectric is needed for the operation of the BiSFET. The inert surface of graphene presents challenges for the scaling that is necessary to grow this ultra-thin layer. This work focuses on the development of a SiO<sub>2</sub> deposition process which can be used as a low-k tunneling barriers (SAM) to further reduce the dielectric constant. To this aim, two growth techniques well-known for their thin film growth capabilities are compared: molecular beam epitaxy (MBE) and atomic layer deposition (ALD).

Growth using MBE and ALD is studied on both highly ordered pyrolytic graphite (HOPG) and transferred graphene. For MBE growth, silicon deposition is carried out in a UHV cluster tool and the films are subsequently oxidized to form SiO<sub>2</sub>. Film growth has been scaled from 3 to 1 nm in thickness while maintaining uniform coverage. The ALD process uses tris(dimethylamino)silane and ozone at room temperature for growth. In-situ static ozone treatment is used to encourage nucleation similar to previous work [2]. The static ozone cycle is repeated from 3 to 10 times in order to study the scalability of the process. Thickness varies from 2 to ~1 nm, depending on the number of cycles. Growth rate is calculated using xray photoelectron spectroscopy (XPS) attenuation of substrate peaks and confirmed with transmission electron microscope. Surface morphology is intensively studied using an atomic force microscope (AFM) to ensure films are continuous and uniform. Morphology for MBE and ALD films is good even when scaled to 1 nm. Raman spectroscopy confirms that no significant defects form during the growth process. Metal-insulator-metal (MIM) capacitors are fabricated in order to evaluate the effectiveness of the ultrathin silicon dioxide films as tunneling dielectrics both as-is and with octadecyltrichlorosilane SAM functionalization. Results indicate that both MBE and ALD SiO<sub>2</sub> are effective tunneling dielectrics with and without OTS.

We would like to thank the Toshiba Mitsubishi-Electric Industrial Systems Corporation (TMEIC) for providing the ozone generator used in this study and SWAN for their financial support.

References:

[1] S. K. Banerjee, et al., Electron Device Lett. 30, 158 (2009).

[2] S. Jandhyala, et al., ACS Nano, 6, 2272 (2012)

## -A-

Abelson, J.R.: SD-WeM1, 1 Ande, C.K.: SD-WeM6, 1 Atanasov, S.E.: SD-WeA3, 3 AuBuchon, J.: SD-WeA10, 4

### – B -

Basu, A.: SD-WeA7, 3 Baumann, F.H.: SD-WeA10, 4 Bent, S.F.: SD-WeA8, 3 Bézard, P.: SD-WeA9, 3 Bolom, T.: SD-WeA10, 4

## — C —

Chabal, Y.J.: SD-WeM3, 1 Chagarov, E.A.: SD-WeM12, 2 Cheng, L.: SD-WeA11, 4 Chevalier, X .: SD-WeA9, 3 Chopra, S.N.: SD-WeM10, 1 Clendenning, S.B.: SD-WeA7, 3 Cunge, G.: SD-WeA9, 3

### — D —

de Peuter, K .: SD-WeM6, 1 DeBenedetti, W.J.I.: SD-WeM3, 1 Droopad, R.: SD-WeM12, 2

## — E -

Edmonds, M.: SD-WeM12, 2 Ekerdt, J.G.: SD-WeM10, 1 Ellinger, C.R.: SD-WeM11, 2 Elliott, S.D.: SD-WeM5, 1; SD-WeM6, 1

## — G —

Gstrein, F.: SD-WeA7, 3 Guggilla, S.: SD-WeA10, 4

## **Authors Index**

## Bold page numbers indicate the presenter Niu, C.: SD-WeA10, 4

## -H-

Hourani, R.: SD-WeA7, 3; SD-WeM3, 1 Hu, C.-K.: SD-WeA10, 4 Hwang, HH .: SD-WeA11, 4 — I –

### Joubert, O.: SD-WeA9, 3

- K -

Kalanyan, B.: SD-WeA3, 3 Karakaya, S.: SD-WeM3, 1 Kent, T.: SD-WeM12, 2 Kessels, W.M.M.: SD-WeM6, 1 Kim, J.Y.: SD-WeA11, 4 Kioussis, D.: SD-WeA10, 4 Klejna, S.: SD-WeM5, 1 Kloster, G.M.: SD-WeA7, 3 Knoops, H.C.M.: SD-WeM6, 1 Kummel, A.C.: SD-WeM12, 2 – L –

Lane, A.P.: SD-WeM10, 1 Latu-Romain, E.: SD-WeA9, 3 Lee, J.-Y.: SD-WeA10, 4 Lee, Y.G.: SD-WeA11, 4 Liu, L .: SD-WeM3, 1 Lucero, A.: SD-WeA11, 4

## — M —

Michalak, D.J.: SD-WeM3, 1 Minaye Hashemi, F.: SD-WeA8, 3 — N -

## Nag, J.: SD-WeA10, 4

Nelson, S.F.: SD-WeM11, 2 Nguyen, S.: SD-WeA10, 4

Nogami, T.: SD-WeA10, 4 — P — Parks, C.: SD-WeA10, 4 Parsons, G.N.: SD-WeA3, 3 Peixoto, T.: SD-WeM3, 1 Prasittichai, C.: SD-WeA8, 3 Priyadarshini, D.: SD-WeA10, 4 -0 -Qin, X.: SD-WeA11, 4 — R —

Ren, J.: SD-WeA10, 4

## Shirazi, M.: SD-WeM5, 1 Simon, A.H.: SD-WeA10, 4

— Т -Tavernier, A.: SD-WeA9, 3 Tiron, R.: SD-WeA9, 3

## — W —

Wallace, C.: SD-WeA1, 3 Wallace, R.M.: SD-WeA11, 4 Willson, C.G.: SD-WeM10, 1 -Y-

Yang, C.-C.: SD-WeA10, 4